

BL7442LV Low voltage Intelligent 2K bits EEPROM

Description

BL7442LV is a IC Card chip (module) made by 1.2 μ m CMOS EERPOM process. It has 256 byte EEPROM with logical encryption and function. It can be operated at low voltage. BL7442LV has two types, type A and type B.




Figure 1

Features

- 256 x 8 bit EEPROM organization
- Byte-wise addressing
- Irreversible byte-wise write protection of lowest 32 addresses (Byte 031)
- 32 x1 bit organization of protection memory
- Two-wire link protocol
- End of processing indicated at data output
- Answer-to-Reset according to ISO standard 7816-3(B type)
- EEPROM programming time 2.5 ms per byte for both Erasing and writing
- Minimum of 100,000 write/erase cycles
- Data retention time :>10 years
- Contacts configuration and serial interface according to ISO 7816 standard (synchronous transmission)
- A type: Data can only be read(include Answer-to-Reset)and changed after entry of the correct 3-byte Programmable security code
- B type: Data can only be changed after entry of the correct 3-byte Programmable security code

3Pin Description

| Pin No. | Parameter | Symbol | Function Description |
|---------|-----------|-----------------|--------------------------------------|
| 1 | C1 | V _{CC} | Supply Voltage(3V~5V) |
| 2 | C2 | RST | Reset signal |
| 3 | C3 | CLK | Clock input |
| 4 | C4 | N.C. | Not connected |
| 5 | C5 | GND | Ground |
| 6 | C6 | NC | Not connected |
| 7 | C7 | I/O | Bidirectional data line (open drain) |
| 8 | C8 | NC | Not connected |

Block Diagram

BL7442LV Low voltage Intelligent 2K bits EEPROM




Figure 2

Technical Data

• Absolute Maximum Ratings

| Parameter | Symbol | Limit Values | | | Unit | Test Condition |
|-------------------------|----------|--------------|------|-----|-------------|----------------|
| | | min. | typ. | Max | | |
| Supply voltage | V_{CC} | -0.3 | | 6.0 | V | |
| Input voltage (any pin) | V_I | -0.3 | | 6.0 | V | |
| Storage temperature | T_S | -40 | | 125 | $^{\circ}C$ | |
| Power consumption | PT | - | | 70 | mw | |
| Operation temperature | | -35 | | 70 | $^{\circ}C$ | |

BL7442LV Low voltage Intelligent 2K bits EEPROM

• DC Characteristics

| Parameter | Symbol | Limit Values | | | Unit | Test Condition |
|---|----------|---------------|-----|---------------|------|------------------------------|
| | | 2.7 | 5.0 | 5.5 | | |
| Supply voltage | V_{CC} | | | | V | |
| Supply current | I_{CC} | | 3 | 10 | mA | |
| High-level input voltage (I/O,CLK,RST) | V_{IH} | $V_{CC}-1$ | - | $V_{CC}+0.3$ | V | |
| Low-level input voltage (I/O,CLK,RST) | V_{IL} | $V_{GND}-0.2$ | - | $V_{GND}+0.8$ | V | |
| High-level input current (I/O,CLK,RST) | I_{IH} | - | - | 50 | uA | |
| Low-level output current (I/O) | I_{OL} | 1 | - | - | mA | $V_{OL}=0.4V$, open drain |
| High-level leakage current (I/O) | I_{OH} | - | - | 50 | A | $V_{OH}=V_{CC}$, open drain |
| Input capacitance | C_I | - | - | 10 | pF | |

• AC Characteristics

| Parameter | Symbol | Limit Values | | | Unit | Test Condition |
|---------------------------------|-----------|--------------|------|-----|------|----------------|
| | | min. | typ. | Max | | |
| Clock frequency | CLK | 7 | | 50 | | |
| Clock high period | t_{H} | 9 | | | s | |
| Clock low period | t_{L} | 9 | | | s | |
| Rise time | t_{R} | | | 1 | s | |
| Fall time | t_{F} | | | 1 | s | |
| Hold time start condition | t_{d1} | 4 | | | us | |
| Delay time | t_{d2} | | | 2.5 | us | |
| Setup time for stop condition | t_{d3} | 4 | | | s | |
| Setup time | t_{d4} | 4 | | | s | |
| Hold time data | t_{d5} | 1 | | | s | |
| Answer to reset | t_{d6} | 20 | | | s | |
| Setup time data | t_{d7} | 1 | | | s | |
| Setup time for start condition | t_{d78} | 4 | | | s | |
| Reset | t_{RES} | 5 | | | s | |
| Delay time | t_{dg} | 2.5 | | | s | |
| Eraser time | T_{ER} | 2.5* | | | ms | |
| Write time | t_{WR} | 2.5* | | | ms | |
| Time before new start condition | T_{BUF} | 10 | | | s | |

*f =50 kHz

Function Description

BL7442LV Low voltage Intelligent 2K bits EEPROM

The BL7442LV consists of 256 x 8 bit EEPROM main memory (figure 2) and a 32-bit protection-memory

With PROM functionality. The main memory is erased and written byte by byte. When erased, all 8 bits of a data byte are set to logical one. When written, the information in the individual EEPROM cells is to the input data, altered bit by bit to logical zeros (logical AND between the old and the new data in the EEPROM).

Normally a data change consists of an erase and write procedure. It depends on the contents of the data byte in the main memory and the new data byte whether the EEPROM is really erased and/or written. If none of the 8 bits in the addressed byte requires a zero-to-one transition the erase access will be suppressed. Vice versa the write access will be suppressed if no one-to-zero transition is necessary. The write and the erase operation takes at least 2.5 ms each. The first 32 bytes can be irreversibly protected against data change by writing the corresponding bit in the protection memory. Each data byte in this address range is assigned to one bit of the protection memory and has the same address as the data byte in the main memory which it is assigned to. Once written the protection bit cannot be erased.

Additionally to the above functions the BL7442LV provides a security code logic which controls the write/erase access to the memory. For this purpose, the BL7442LV contains a 4-byte security memory with an error counter EC (bit 0 to bit 2) and 3 bytes reference data (figure 2). These 3 bytes as a whole are called programmable security code (PSC). After power on the whole memory, except for the reference data, BL7442LV type B can only be read. Writing and erasing is only possible after a successful comparison of verification data with the internal reference data. After power on the whole memory, BL7442LV type A is neither written, erased nor read. Reading, writing and erasing is only possible after a successful comparison of verification data with the internal reference data. After three successive unsuccessful comparisons the error counter blocks any subsequent attempt, and hence any possibility to write and erase.

Transmission Protocol

The transmission protocol is a two wire link protocol between the interface device IFD and the integrated circuit IC. It is identical to the protocol type "S=10". All data changes on I/O are initiated by the falling edge on CLK.

The transmission protocol consists of the 4 modes:

- (1) Reset and Answer-to-Reset
- (2) Command Mode
- (3) Outgoing Data Mode
- (4) Processing Mode

(1) Reset and Answer-to-Reset (BL7442LV type B only)

Answer-to-Reset takes place according to ISO standard 7816-3. The reset can be given at any time during operation. In the beginning, the address counter is set to zero together with a clock pulse and the first data bit (LSB) is output to I/O when RST is set from state H to state L. Under a continuous input of additional 31 clock pulses the contents of the first 4 EEPROM addresses can be read out. The 33rd clock pulse switches I/O to state H (figure 3). During Answer-to-Reset any start and stop condition is ignored.

BL7442LV Low voltage Intelligent 2K bits EEPROM




Figure 3 Reset and Answer-to-Reset

(2) Command Mode

After the Answer-to-Reset the chip waits for a command. Every command begins with a start condition, includes a 3 bytes long command entry followed by an additional clock pulse and ends with a stop condition (figure 4).

- Start condition: Falling edge on I/O during CLK in state H
- Stop condition: Rising edge on I/O during CLK in state H




Figure 4 Command Mode

After the reception of a command there are two possible modes:

- Outgoing data mode for reading
- Processing mode for writing and erasing

BL7442LV Low voltage Intelligent 2K bits EEPROM

(3)Outgoing Data Mode

In this mode the IC sends data to the IFD. Figure 5 shows the timing diagram. The first bit becomes valid on I/O after the first falling edge on CLK. After the last data bit an additional clock pulse is necessary in order to set I/O to state H and to prepare the IC for a new command entry. During this mode any start and stop condition is discarded.




Figure 5 Outgoing Data Mode

(4)Processing Mode

In this mode the IC processes internally. Figure 6 shows the timing diagram. The IC has to be clocked continuously until I/O which was switched to state L after the first falling edge of CLK is set to state H. Any start and stop condition id discarded during this mode.




Figure 6 Processing Mode

Commands

(1)Command Format

Each command consists of three byte:

| | | |
|-----------------|-----------------|--------------|
| MSB Control LSB | MSB Address LSB | MSB Data LSB |
|-----------------|-----------------|--------------|

BL7442LV Low voltage Intelligent 2K bits EEPROM

| | | |
|----------------------------|----------------------------|----------------------------|
| B7 B6 B5 B4 B3 B2 B1 B0 | A7 A6 A5 A4 A3 A2 A1 A0 | D7 D6 D5 D4 D3 D2 D1 D0 |
|----------------------------|----------------------------|----------------------------|

Beginning with the control byte LSB is transmitted first.

| Byte 1 Control | Byte 2 Address | Byte 3 Data | Operation | Mode |
|----------------------------|-------------------|----------------|---------------------------------|------------------|
| B7 B6 B5 B4 B3 B2 B1 B0 | A7~A0 | D7~D0 | | |
| 0 0 1 1 0 0 0 0 | Address | No effect | Read Main Memory | Outgoing data |
| 0 0 1 1 1 0 0 0 | Address | Input data | Update Main Memory | Processing |
| 0 0 1 1 0 1 0 0 | No effect | No effect | Read Protection Memory | Outgoing Data |
| 0 0 1 1 1 1 0 0 | Address | Input data | Write Protection Memory | Processing |
| 0 0 1 1 0 0 0 1 | No effect | No effect | Read Security Memory | Outgoing Data |
| 0 0 1 1 1 0 0 1 | Address | Input data | Update Security Memory | Processing |
| 0 0 1 1 0 0 1 1 | Address | Input data | Compare Verification Data | Processing |

(2)Description of Command

Read Main Memory

The command reads out the contents of the main memory(with LSB first)starting at the given byte address(N) UP TO THE END MEMORY. After the command entry the IFD has to supply sufficient clock pulses. The number of clocks is $m=(256-N)*8+1$.The read access to the main memory is always possible.

Read Protection Memory

The command transfers the protection bits under a continuous input of 32 clock pulses to the output. I/O is switched to state H by an additional pulse. The protection memory can always be read.

Read Security Memory

Similar to the read command for the protection memory this command reads out the 4 bytes of the security memory. The number of clock pulses during the outgoing data mode is 32.I/O is switched to state H by an additional pulse. Without a preceding successful verification of the PSC the output of the reference bytes is suppressed, that means I/O remains in state L.

Update Main Memory

The command programs the address EEPROM byte with the data byte transmitted. Depending on the old and new data, one of the following sequences will take place during the processing mode:

- erase and write (5ms) corresponding to $m = 255$ clock pulses
- write without erase (2.5ms) corresponding to $m = 124$ clock pulses
- erase without write (2.5ms) corresponding to $m = 124$ clock pulses

(all values at 50 kHz clock rate)

BL7442LV Low voltage Intelligent 2K bits EEPROM




Figure 7 Update Main Memory

Update Security Memory

Regarding the reference data bytes this command will only be executed if a PSC has been successfully verified before. Otherwise only each bit of the error counter (Address 0) can be written from “1” to “0”. The execution times and the required clock pulses are the same as described under Update Main Memory.

Write Protection Memory

The execution of this command contains a comparison of the entered data byte with the assigned byte in the EEPROM. In case of identity the protection bit is written thus making the data information unchangeable. If the data comparison results in data differences writing of the protection bit will be suppressed. Execution times and required clock pulses see Update Main Memory.

Compare Verification Data

This command can only be executed in combination with an update procedure of the error counter (see Usage of Compare Command). The command compares one byte of the entered verification data byte with the corresponding reference data byte. For this procedure clock pulses are necessary during the processing mode.

A type: Before data comparison, I/O pin is high impedance. Because the data of error counter (EC) can not be read, the identification of EC is different from BL7442. After power on, whatever EC is in which state, it is considered to 111 (07H). Then the EC is written one bit and compared one time. After comparison is correct (can be read out the content of PSC), it will be written back to 07H. If original data of EC is 07H, it is same as type B. If original data of EC is not 07H, the security code verification is unsuccessful. Although security code is correct, EC operation is of no effect when EC is equal to 01H or 03H. Both A and B type the internal operation is same. The difference between type A and type B is only type A can not be read out the content of EC.

B type: It is same as BL7442.

Usage of the Compare Command

The following procedure has to be carried out exactly as described. Any variation leads to a failure so that a write/erase access will not be achieved. As long as the procedure has not been successfully concluded the error counter bits can only be changed from “1” to “0” but not erased.

All first an error counter bit has to be written to “0” by an UPDATE command (see figure 8) followed by three COMPARE VERIFICATION DATA commands beginning with byte 1 of the reference data. A successful conclusion of the whole procedure can be recognized by being able to erase the error counter which is not automatically erased. Now write/erase access to all memory areas is possible as long as the operating voltage is applied. In case of error the whole procedure can be repeated as long as erased counter bits are available. Having been enabled, the reference data are allowed to be altered like any other information in the EEPROM.

As shipped, the RSC is programmed with a code according to individual agreement with the customer. Thus, knowledge of this code is indispensable to alter data.

BL7442LV Low voltage Intelligent 2K bits EEPROM




Figure 8 Verification Procedure

Reset Modes

(1) Power-on-Reset

After connecting the operating voltage to VCC ,I/O is state H. By all means, a read access to an address or an Answer-to-Reset must be carried out before data can be altered.

(2) Break

If RST is set to high during CLK in state L any operation is aborted and I/O is switched to state H. Minimum duration of $T_{res}=5\mu s$ is necessary to trigger a defined valid reset (figure 9). After Break the chip is ready for further operations.




Figure 9 Break

Failures

Behavior in case of failures:

In case of one of the following failures, the chip sets the I/O to state H after 8 clock pulses at the latest.

BL7442LV Low voltage Intelligent 2K bits EEPROM

Possible failures:

- Comparison unsuccessful
- Wrong command
- Wrong number of command clock pulses
- Write/erase access to already protected bytes
- Rewriting and erasing of a bit in the protection memory

Coding of the Chip

Due to security purposes every chip is irreversibly coded by a scheme. By this way fraud and misuse is excluded. As an example, figures 10 and 11 show ATR and Directory Data of structure 1. When delivered, ATR header, ICM and ICT are programmed. Depending on the agreement between the customer and Shanghai Belling CO. LTD. ICCF, the chip type and other content can be also programmed before delivery.




Figure 10 Synchronous Transmission ATR and Directory Data of Structure 1

BL7442LV Low voltage Intelligent 2K bits EEPROM





Figure 11 Answer-to-Reset for Synchronous Transmission Coding of Structure

Chip and Package



BL7442LV Low voltage Intelligent 2K bits EEPROM




Figure 12 Chip and Package Outlines Wire-Bonded Module M2.2